

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/707,021	11/14/2003	James C. Bartelo	FIS920030197US1	1020
29154 759	90 06/07/2004	EXAMINER		INER
FREDERICK W. GIBB, III			CHU, CHRIS C	
MCGINN & GIBB, PLLC			ART UNIT	PAPER NUMBER
2568-A RIVA ROAD SUITE 304				TAI ER NOMBER
ANNAPOLIS, MD 21401			2815 DATE MAILED: 06/07/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

· -•		1201			
	Application No.	Applicant(s)			
	10/707,021	BARTELO ET AL.			
Office Action Summary	Examiner	Art Unit			
	Chris C. Chu	2815			
The MAILING DATE of this c mmunication app Period for Reply	pears on the cover sheet with the	correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) dawill apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on	·				
2a) This action is FINAL . 2b) This	action is non-final.				
**	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
4) ⊠ Claim(s) 1 - 22 is/are pending in the applicatio 4a) Of the above claim(s) is/are withdray 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1 - 22 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	wn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on 14 November 2003 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Example 11.	are: a) \square accepted or b) \boxtimes object drawing(s) be held in abeyance. Settion is required if the drawing(s) is object.	ee 37 CFR 1.85(a). ojected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	ts have been received. ts have been received in Applicat rity documents have been receiv u (PCT Rule 17.2(a)).	tion No ed in this National Stage			
Attachment(s) 1) ☑ Notice of References Cited (PTO-892) 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) ☑ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 11/14/03.	4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other:				

Art Unit: 2815

DETAILED ACTION

Information Disclosure Statement

1. The information disclosure statement (IDS) submitted on November 14, 2003 was filed before the mailing date of the non-final rejection. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Specification

2. The specification is objected to because the top lines in every page are too close to top surface of the each page, making reading and entry of amendments difficult. Substitute specification with one and one-half line of extra margin at the top surface of each page on good quality paper is required.

Drawings

- 3. The drawings are objected to because the number of the figures and some numeral numbers in the figures (e.g., 6, 7 and 8) are not clearly written. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.
- 4. Applicant is required to submit a proposed drawing correction in reply to this Office action. However, formal correction of the noted defect may be deferred until after the examiner

Art Unit: 2815

has considered the proposed drawing correction. Failure to timely submit the proposed drawing correction will result in the abandonment of the application.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Andricacos et al. '320.

Regarding claims 1 and 12, Andricacos et al. discloses in e.g., Fig. 1, Fig. 2, column 1, line 64 – column 2, line 4, column 4, lines 57 – 64, column 5, lines 38 – 48 and column 7, lines 1 – 10 an integrated circuit structure comprising:

- internal circuitry (active IC devices and circuits); and
- an interconnect (12, 16, 18, Cu cap layer and 20) on an external portion of said structure, said interconnect comprising:
 - o a metal layer on a substrate (12; e.g., Al);
 - o a first copper layer (16c; Cu) on said metal layer;
 - o a barrier layer (18; e.g., Ni) on said copper layer;
 - o a stabilizing copper layer (Cu cap layer; column 7, lines 1 4) on said barrier layer; and
 - o a tin-based solder bump (20; e.g., eutectic PbSn alloy) on said barrier layer.

Page 4

Art Unit: 2815

Regarding claims 2 and 13, Andricacos et al. discloses in e.g., Fig. 1, Fig. 2, column 1, line 64 – column 2, line 4, column 4, lines 57 – 64, column 5, lines 38 – 48 and column 7, lines 1 – 10 said stabilizing copper layer comprising a "sufficient amount" of copper. Furthermore, since the structure recited in Andricacos et al. is same in structure to that of the claims, the following limitation "to balance the chemical potential gradient of copper across said barrier layer and prevent copper within said first copper layer from diffusing across said barrier layer" is inherent in Andricacos et al.

Regarding claims 3 and 14, Andricacos et al. discloses in e.g., Fig. 1, Fig. 2, column 1, line 64 – column 2, line 4 and column 7, lines 1 – 10 the tin-based solder bump comprising a copper rich solder alloy (since the copper in the Cu cap layer dissolves in the Sn-based solder to form Cu/Sn intermetallics, the tin-based solder bump of Andricacos et al. read as a copper rich solder alloy).

Regarding claims 4, 9, 15 and 20, Andricacos et al. discloses in e.g., Fig. 1, Fig. 2 and column 4, lines 57 – 64 said metal layer (12) comprising diffusion metallurgy including AI.

Regarding claims 5, 10, 16 and 21, Andricacos et al. discloses in e.g., Fig. 1, Fig. 2 and column 5, lines 45 – 48 the barrier layer (18) comprising Ni.

Regarding claims 6, 11, 17 and 22, Andricacos et al. discloses in e.g., Fig. 1, Fig. 2 and column 7, lines 8 – 10 said tin-based solder bump (20) comprising a eutectic PbSn solder.

Regarding claims 7 and 18, Andricacos et al. discloses in e.g., Fig. 1, Fig. 2, column 1, line 64 – column 2, line 4, column 4, lines 57 – 64, column 5, lines 38 – 48 and column 7, lines 1 – 10 an integrated circuit structure comprising:

- internal circuitry (active IC devices and circuits); and

Art Unit: 2815

- an interconnect (12, 16, 18, Cu cap layer and 20) on an external portion of said structure, said interconnect comprising:

- o a metal layer on a substrate (12; e.g., Al);
- o a first copper layer (16c; Cu) on said metal layer;
- o a barrier layer (18; e.g., Ni) on said copper layer;
- o a copper and tin-based solder alloy bump (20; e.g., eutectic PbSn alloy with Cu that is dissolved from a Cu cap layer) on said barrier layer.

Regarding claims 8 and 19, Andricacos et al. discloses in e.g., Fig. 1, Fig. 2, column 1, line 64 – column 2, line 4, column 4, lines 57 – 64, column 5, lines 38 – 48 and column 7, lines 1 – 10 said copper and tin-based solder alloy bump comprising a "sufficient amount" of copper. Furthermore, since the structure recited in Andricacos et al. is same in structure to that of the claims, the following limitation "to balance the chemical potential gradient of copper across said barrier layer and prevent copper within said first copper layer from diffusing across said barrier layer" is inherent in Andricacos et al.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Hwang et al. and Matsuki et al. disclose an interconnect structure for a solder ball.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is 571-272-1724. The examiner can normally be reached on 11:30 - 8:00.

Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 517-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chris C. Chu Examiner Art Unit 2815

c.c.

5/26/04 8:43:46 PM

/om

TOM THOMAS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800